Steins7/stm32f1xx_HBL
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rework #4

Merged
Steins7 merged 88 commits from rework into dev 2024-04-20 18:20:23 +00:00
Conversation 0 Commits 88 Files Changed 91 +1 -1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files
Showing only changes of commit 0628c4c07c - Show all commits

2
drv/usart.c
View File

@ -107,7 +107,7 @@ uint32_t usart_write_byte(enum UsartPeriph periph, uint8_t byte)
if (buffer->buffers) { if (buffer->buffers) {
//if the tx register is empty, there is no need to go through the dma //if the tx register is empty, there is no need to go through the dma
if (regs->SR.TXE) { if (regs->SR.TC) {
reg_write(regs->DR, USART_DR_DR, byte); reg_write(regs->DR, USART_DR_DR, byte);
//enable IRQ, disable DMA //enable IRQ, disable DMA
reg_reset(regs->CR3, USART_CR3_DMAT); reg_reset(regs->CR3, USART_CR3_DMAT);